Test program generation for functional verification of PowerPC processors in IBM

Aharon, Aharon, Goodman, Dave, Levinger, Moshe, Lichtenstein, Yossi, Malka, Yossi, Metzger, Charlotte, Molcho, Moshe and Shurek, Gil (1995) Test program generation for functional verification of PowerPC processors in IBM. In: 32nd Annual ACM/IEEE Design Automation Conference, 1995-06-12 - 1995-06-16.

Full text not available from this repository.


A new methodology and test program generator have been used for the functional verification of six IBM PowerPC processors. The generator contains a formal model of the PowerPC architecture and a heuristic data-base of testing expertise. It has been used on daily basis for two years by about a hundred designers and testing engineers in four IBM sites. The new methodology reduced significantly the functional verification period and time to market of the PowerPC processors. Despite the complexity of the PowerPC architecture, the three processors verified so far had fully functional first silicon. 1 Introduction A new methodology and tool for functional test program generation has been used for several IBM PowerPC processors. The functional verification period and the processors time to market were reduced. Only one fifth of the simulation cycles needed to verify a RISC System/6000 processor with a previous generator was needed with the new methodology for a PowerPC processor. The new g...

Item Type: Conference or Workshop Item (Paper)
Faculty \ School: Faculty of Social Sciences > Norwich Business School
Depositing User: Elle Green
Date Deposited: 06 Jul 2012 10:07
Last Modified: 15 Dec 2022 01:09
URI: https://ueaeprints.uea.ac.uk/id/eprint/39098
DOI: 10.1145/217474.217542

Actions (login required)

View Item View Item